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Abstract-This work proposes a bidirectional high-frequency link High-frequency link inverters are now commonly used in
inverter using center-tapped high-frequency transformer. The uninterruptible power supply and renewable energy source
topology also incorporates a regenerative snubber to clamp the systems. In these applications, the types of loads connected to
high voltage spikes due to the leakage inductance of the the inverter are rather uncertain. Nonlinear loads such as
transformer. The closed-loop control method used is Deadbeat rectifier in computer systems could cause intense distortion in
control, which provides fast response and low harmonic the output current and voltage waveform. It is desirable that the
distortion, even under nonlinear loads. A lkVA prototype inverter be able to maintain a sinusoidal output voltage
inverter is built and the workability of the system is waveform over all loading conditions. This can only be
experimentally verified. achieved by employing closed-loop control. Commonly, the
Keywords-Bidirectional; Deadbeat control; HF transformer; Proportional-Integral-Derivative (PID) control method [4], [5]
Inverter; Pulse width modulation. is used for closed-loop regulation of inverters. Although digital
controllers using microprocessors and Digital Signal
Processors (DSPs) have become more prevalent over analogI. INTRODUCTION based controllers, the discrete PID control is still adopted.
High-frequency link inverter is frequently used in dc/ac Despite its simple structure, the PID controller is known to
power conversion in which compactness and light-weight are have a slow response.
of important considerations. For this type of inverter, the high- In this paper, we propose an improvement to our previousfrequency transformer is used, resulting in a significant work. We introduce a regenerative snubber network for the
reduction in size and weight compared to the conventional active rectifier that effectivel reduces the spike to a ye low
50Hz transformer inverter. However, it is well known that yalue Oigtothe essct atureduce the ide case) owhig-frquncylin ivererhas the problem of voltage spike at value. Owing to the lossless nature (in the ideal case) of thehigh-frequency link inverter is the pr espike snubber, the energy contained in the voltage spike is pumpedthe transformer secondary. This is due to the presence of back to the main power circuit. Besides, we also propose a fastleakage inductance at the transformer secondary. When the Deadbeat controller for the inverter. As such, the system can
cur-rent through the switch is tumed off very quickly, the di/dt handle critical loads such as rectifier load and triac load.
is very high, resulting in high voltage spike to appear across the
switch. If not properly controlled, the spikes may result in the This paper is organized as follows: Section II describes the
switch destruction. circuit configuration of the proposed inverter and regenerative
In our previous paper [1], we have described a high- snubber network, and the structure of the Deadbeat controller.
frequency link inverter using the center-tapped transformer. Section III shows the hardware construction of the system.
We have shown that this circuit utilizes fewer switches Section IV depicts the experimental results and discussions.
compared to the topologies proposed by [2] and [3]. However Section V concludes the entire work.
using the center-tapped transformer has one major drawback:
the voltage across the switch at the transformer secondary is
double relative to the noncenter-tapped type. As the voltage R, RCD snubber
stress across the switch is already high, additional voltage spike D, ',
can make the power switch vulnerable. The normal method to -------
dampen the spike is to use a RCD snubber network, as shown High-frequency
in Fig. 1. However, for adequate spike suppression, the fr5nsfonT1r T Power switch
required snubber capacitor, Cs can be quite large. Consequently
high discharge energy will be dissipated in the snubber resistor,
Rs when the switch tums back on. This mandates for the use of High-frequency
high power R5, which can lead to fiurther loss of the inverter's square wave or PVWMA
efficiency.
Figure 1. RCD snubber.
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II. SYSTEM DESCRIPTION
A. Power Circuit VHF iLOLL]+HIrLUflUB]%I
The proposed bidirectional high-frequency link inverter is
shown in Fig. 2. The timing diagram for the key waveforms of
the power stage is illustrated in Fig. 3. At the first stage, the
high-frequency PWM bridge converts the dc voltage to a 50Hz Vpwm2rec1
modulated Sinusoidal Pulse Width Modulation (SPWM) high-
_frequency ac voltage. Then, this voltage is isolated and
stepped-up using a center-tapped high-frequency r-ansformer.
In the next stage, the high-frequency SPWM waveform is Vrect
rectified using a center-tapped active rectifier. The active I
rectifier, which consists of power switches and anti-parallel
diodes, enables bidirectional power flow. For transfer of power
from the source, the diodes are utilised. For reverse power
flow, the power switches S3 and S3 are turned on. The vo
rectified PWM waveform is then low-pass filtered to obtain the
rectified fundamental component. Finally, using a polarity-
reversing bridge, the second half of the rectified sinusoidal
voltage waveform is unfolded at zero-crossing, and the
sinusoidal output voltage waveform is obtained. By using Figure3. Keywavefomsatdifferentstagesofthedc/acconversion.
center-tapped rectifier circuit, the number of bidirectional When the gate signal is applied to any of the rectifier's
switches is reduced. Furthermore the polarity-reversing bridge switch, voltage spike will appear on the adjacent (off) switch.
utilizes only line-frequency (50Hz) switches. This can be attributed to the energy stored in the leakage
inductance of the transformer that appears as voltage spike with
B. Regenerative Snubber Network a sudden current turn-off. Assume the snubber diode (D3) and
Due to the leakage inductance and high di/dt, appreciable snubber switch (S3) are ideal, the voltage across snubber
amplitude of voltage spike will be developed across the active capacitor (CQ) without spike is v1. When spike occurs, vp,m_,HF
rectifier switches during switching transitions. The normal increases, thus causing D, to be forward biased and charges Ci.
practice to suppress this voltage spike is to place a RCD The capacitor C, dampens the voltage spike by reducing its
snubber across the switches. For effective damping, a di/dt. The charging process that takes place from t1 to t2causes
relatively large snubber capacitor and a high power resistor is the capacitor voltage v,s to rise. When v,s equals v2, i.e. when
required. As a result, efficiency of the inverter will be reduced. the capacitor voltage equals to Vpwm HHF, the charging process
In this work, we propose a regenerative snubber network as stops. Snubber diode D, is reverse biased and C5 starts to
denoted by the dashed box in Fig. 2. The aim of the snubber discharge its energy into the power circuit via S,. The
circuit is to reduce the voltage spike across the active discharging process continues until end of the PWM pulse.
rectifier's switches (S3 and S3) to a safe level. It comprises of When the PWM pulse has ended, S3 is turned off, and the
a snubber capacitor, snubber diode and a transistor. Fig. 4 discharging process stops. Voltage vc, is maintain at its
details the snubber network and its associated timing diagram. equilibrium level (v,) until the next charging process occurs.
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Figure 4. Circuit of regenerative snubber network and the associated tirning diagra..
C. Deadbeat Controller Fig. 6 shows the current loop controller. The output voltagedecoupling network is used to compensate the disturbances
Deadbeat control is a discrete-time control technique that caused by the output voltage. With f(rtler simplification and
provides fast dynamic response [6], [7]. In Deadbeat control, discretization, the closed-loop transfer function of the current
any nonzre rror vector will be driven to zero in at most n loop is obtaineda
sampling periods, where n is the order of the closed-loop
system [8]. In this work, a multirate Deadbeat controller is used
for closed-loop regulation of the high-frequency link inverter. K i Ti Az-i
Referring to Fig. 2, it is assumed that the Vdb is constant. iL L )
The switching frequency is considered to be high enough C z 3
compared to the modulating frequency. The high-frequency rf K, i lz- +1
transforrner is assumed to be operating in the linear area. L
Therefore, the PWM bridge and the transformner can be
modeled as constant gains. The polarity-reversing bridge is To achieve Deadbeat response, whereiL =z li,,f ,the currentonly operated at 50Hz, thus can be ignored. With these
assumptions, the dynamics of the system can be simplified to a loop gain, K, is designed as:
LC low-pass filter connected to the load. Choosing Vpwmrect as
the input voltage of the system, filter inductor current iL and
filter capacitor voltage VreC, as the state variables, the state- Ki= (4)
space model of the system is derived: Ti
Fig. 7 shows the voltage loop controller. The load currentdiL 0 --I 1 F 0 decoupling network is used to compensate the disturbances
dt T ViL 4. VpwmL rect + . Ir (1) induced by the load current. This improves the robustness ofdvrect - l vrect L L the system towards load variations, allowing different types of
dt -C loads to be connected. The design procedure of the voltageloop controller is similar to the current loop controller. The
V iL - closed-loop transfer function of the voltage loop is:Vor = [0 1] (2)
_vreci I
where vor is the rectified sinusoidal output voltage. Co = vor v_(TC_ )
The controller is designed based on the state-space model, as C ( f=-= r- (5)
shown in Fig. 5. It consists of current and voltage loop with C
decoupling networks. The decoupling networks are used to
compensate disturbances and improve robustness of the overall
system.
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Figure 5. Deadbeat controller for the high-frequency link inverter.
Output voltage Plant ETD59 ferrite core. The active rectifier's switch is built using
decouplMng ---------------- - -- - ---- the IRG4PH40K IGBT and STTA1212D ultrafast high voltage
Unknown-load diode. These power switches can withstand 1200V, thus
suitable to be used at the center-tapped active rectifier. The
polarity-reversing bridge is constructed using the
1 11+ I Vol, IRG4PC40FD IGBT. Since almost all the surge voltages have
+ X i sL :sCi been dampened before entering the polarity-reversing bridge,
--------------------------------- the chosen power switches are only rated at 600V. Using low
voltage IGBT, the forward conduction losses can be
minimized. The snubber capacitor is chosen to be 2.2pF, and
Figure 6. Current loop controller. the snubber switch is an IRF730 MOSFET. Each power
transistor is driven by a Hewlett Packard gate driver chip,
Load current Unknown load HCPL3 120.
decoupling [ ~ 7 I DS1104 DSP board from dSPACE (64-bit floating-point
processor with TMS320F240 Slave DSP) is used to implement
TV7; ++t i7of Inner iL + t t the Deadbeat controller. It is also used to generate the control
+ K current E
_ signals for the active rectifier, v, and the polarity-reversingloop bridge, v,. The control signals are shown in Fig. 9. Hall effect
I DO current sensors, HY1O-P and voltage sensor, LV25-P are used
for feedback signals sensing. The signal conditioning such as
noise filtering and signal amplification are performed in
Figure 7. Voltage loop controller. software using the DS1 104 DSP.
To ensure Deadbeat response of vor = z -lVref the voltage IV. EXPERIMENTAL RESULTS AND DISCUSSIONS
loop gain, K, is designed as: Laboratory experiments have been carried out to verify the
viability of the proposed inverter. The specifications of the
K =
- (6) inverter are as follows:
* Input voltage ranged from 130V to 15OV.
* Sinusoidal output voltage 220 to 250Vrm,, 50Hz.
III. HARDWARE CONSTRUCTION * Nominal output power of 1kW.
A 1kVA prototype inverter has been constructed. Fig. 8 The output voltage and current waveforms for resistive and
shows the photograph of the constructed prototype. The high inductive loads are shown in Fig. 10(a) and (b) respectively.
frequency bridge is constructed using the APT15GP60BDFI The latter oscillogram indicates that the inverter is capable of
power IGBT. It is a low conduction loss device with good carrying bidirectional power flow. Thus, the inverter is suitable
switching capability. The power transformer is wound on the for stand-alone power supply applications.
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Figure 8. Photograph of the prototype inverter.
Fig. 12 shows the active rectifier's switch (S3) collector-
VPWMacnncnng 1 ucnncn emitter voltage (VcE) before and after insertion of the
regenerative snubber. It can be seen that before the
regenerative snubber is inserted, the voltage overshoot is aboutVS I { I | X } X {, 40% of the amplitude. After the insertion of the regenerative
snubber, the spike has been reduced to a negligible value.
v_ _ _
_. Fig. 13 compares the inverter efficiency between the
regenerative snubber and the conventional RCD snubber. For
the latter, the values of Cs and R, are chosen to be 2.2nF andFigure 9. Control signals of the power switches. 22Q, respectively. The chosen values for the RCD snubber
TeKPreVu F n ' 1 components are rather conservative; typical values are much
higher than these. From the figure, it can be seen that the
Output voltage regenerative snubber is able to increase the efficiency of the
lOOV/div inverter by about 5%. A higher value for RCD components will
Output current make the difference even larger.1\ T T \ S~~~~~~A/div
Time scale:
4ms/div Ha = Vertical scale:
CHla: IOV/div
CH2a: 300V/div
* CH43a: IA/div\2 \ CH2a ; L CH4a: 5OV/div
VO o * a . . n 0 . CHlb: 300V/div
.. . |,.. . ... .
*CH2b: 600 V/div
(a) Output waveforms for resistive load. 1'. . . CH3b: 600V/div
TekPreXu,l F n ' I CH3a Time scale:






c-.-~-t.if-- A: +-.- Time scale: CHCHla: vpwm
4ms/div CH2a: vpwm_HFio J \ u \ f ~~~~~~~~~~~~~~~~~~~~~~~~CH3a: iCs
CH2b ,X' CH4a: VC
\-i \ : : . CHlb: vpwm rectV0
* *CH2b: VCE at S3CH3b L _ CH3b: VCE at S3
(b) Output waveforms for inductive load.
Figure 10. Output waveforms for resistive and inductive loads..
Fig. 1 shows the key waveforms that depicts the operation Figure 11. Key waveforms ofthe snubber operation.
of the regenerative snubber. It can be seen that the snubber
capacitor is charged and discharged in synchronized with the
PWM pulse. The result obtained from the experimental rig is in
very close agreement with the theoretical prediction.
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4ms/div
Vertical scale: 200V/div Vertical scale: 200V/div
Time scale: 5ps/div Time scale: 5As/div(a) VcE of S3 without snubber (b) VcE of S3 with snubber vo
Figure 12. VCE at S3 before and after the insertion of regenerative snubber.
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95 Figure 15. Output waveforms for full-bridge rectifier load.
90
V. CONCLUSION
85 This paper has described the high-frequency link inverter
with a regenerative snubber and digital closed-loop controller.
80 / To prove the concept, a 1kVA prototype inverter is
75 -_ --constructed. From the experimental results, it was found that
the snubber network functions as predicted. The voltage spike
70 - -across the active rectifier's switch is reduced significantly. This
increases the overall efficiency of the inverter. Besides, the
65
0 200 300 400, ,00 600 700 .00 900 IWO Deadbeat controller exhibits excellent dynamic response with100 200 300 400 500 600 700 800 900 1000 low harmonic distortion, even under highly nonlinear loads. It
Ouput Power (W) is thus concluded that the proposed inverter is suitable for widearea of applications, both in stand-alone and grid-connected
-+ Regenerative snubber )K RCD snubber configurations.
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